






FIG. 1






































LAYOUT CONVERSION & OPC METHOD	RULE-BASED (EXISTING)	FULL MODEL METHOD
TREATMENT STEPS	4 TREATMENTS	3 TREATMENTS
906	SENSITIVE TO JOG	NOT SENSITIVE TO JOG
2D CORNER	NEGATIVE SERIF (WD/DP)	N/A
GATE SHRINK	READY	READY
DEVICE TYPE	MEMORY AND LOGIC NEED TO BE TREATED IN TWO PASSES	MEMORY AND LOGIC CAN BE HANDLE IN ONE PASS

FIG. 13




FIG. 14